Copyright © 2006 - Unistring Tech Solutions Pvt. Ltd., INDIA
Solar & EPC
IP & Ref. design menu
Research & Development
ISO certified company
UTS being an IP core developer in several disciplines, it has been involved in design and development of VLSI / FPGA / Embedded platform based applications in several state of the art technologies. This R&D experiance enables UTS to offer services to VLSI and Embedded industry with less design turn around time.
UTS being ISO 9001:2008 certified company, follows standard procedures while executing the projects, to ensure long term success to client, by delivering fully verified, reusable and well documented software and hardware modules.
Contact UTS for more details.
Development of FPGA firmware for Digital signal processing algorithm (DSP) , radar and communication applications requires a special design and verification flow. UTS has established the following design flow to meet requirements of complex FPGA firmware development cycle
As shown in above flowchart UTS follows the key stages in FPGA firmware development
1.Requirement from circuit
2.Specifications study and high level feasibility analysis
3.Algorithmic study and finalization
4.Architecture finalization area and speed analysis
5.Cycle and bit accurate MATLAB/C coding and simulation
6.RTL modules development and verification
7.Integration and subsystem level verification against golden results
8.Performance requirements met?(if met control goes to step 10 otherwise control goes to 9.Architecture Limitation ?(if yes control goes to step 4 otherwise control goes to 3)
10.Full verification and validation phase
11.Design, code, document, handovering to client
The key elements in FPGA firmware development includes functional validation against bit accurate and cycle accurate matlab or c model and FPGA onchip verification using chipscipe tools. UTS has vast experience in performing these two functional and onchip verifications which gained in the process of developing complex UTS IP course
Please contact with your requirement for FPGA firmware development